

What is claimed is:

Sub a4

1. A CMOS image sensor circuit, comprising:
  - a first CMOS image sensor substrate, said substrate having an image sensor portion arranged in an array of rows and columns, and image sensor logic on said substrate, said logic being electrically connected to said image sensor portion, said image sensor logic including row logic associated with each of said rows individually, and chip logic associated with parts of said image sensor other than said rows individually,
  - said substrate formed to have at least a first set of parallel edges including a first edge and a second edge, and a second set of parallel edges, different than said first set of parallel edges, said second set of parallel edges including a third edge and a fourth edge,
  - said image sensor extending between said first edge, said second edge, and said third edge, with no circuitry being located between said image sensor and any of said first, second or third edges, such that a first area adjacent said first edge of the chip includes first pixels of the image sensor; a second area adjacent said second edge of the chip includes image sensors, and a third area adjacent said third edge of the chip includes image sensors,

22 said row logic being physically located inside said image  
23 sensor in place of a plurality of pixels of the array forming  
24 said image sensor.

1 2. A circuit as in claim 1 wherein said row logic is  
2 formed in place of two columns of the array forming the active  
3 pixel sensor.

1 3. A circuit as in claim 1 wherein said image sensor  
2 extends within two pixel pitches of first, second, and third  
3 edges of the chip.

1 4. A circuit as in claim 3 wherein said first and second  
2 edges are perpendicular to said third and fourth edges.

1 5. A circuit as in claim 1 further comprising an  
2 interpolation element, operating to interpolate pixels which  
3 would have impinged on areas of said image sensor portion.

1 6. A circuit as in claim 1 wherein said row logic is in  
2 the center of the plurality of pixels forming the image sensor.

1 7. A circuit as in claim 1 wherein the ends of the image  
2 sensor includes a guard ring.

1 8. A method of operating a large format image sensor,  
2 comprising:

3 first obtaining an image sensor chip which has first and  
4 second edges where said image sensor comes within two pixel  
5 pitches of said first and second edges, and includes row  
6 selecting logic in place of a plurality of central pixels of the  
7 image sensor;

8 abutting said image sensor chip against a similar image  
9 sensor chip of corresponding construction; and

10 interpolating missing pixels caused by both said row select  
11 logic and by spaces between said image sensor chips.

ADD A.5

ADD B1  
ADD D1